SH	FF.	T 1	0	F	

	105		SHEET 1 OF
	FORMATO-1448 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY, DOCKET NO. IMEC92.001DV1	APPLICATION NO. 10/766,159
BELEVA	BY APPLICANT	APPLICANT Brockmeyer, et al.	
1	USE SEVERAL SHEETS IF NECESSARY)	FILING DATE January 27, 2004	GROUP Unknown

				U.S. PATENT DOCUMENTS			_
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
. All	7.	5,978,509	11/02/99	Nachtergaele et al.			

Let	<u> </u>	5,976,509		Machiergaele et al.		1		L
EXAMINER								
INITIAL	2	Agarwal, R. et al., Coding of ISO/IEC/JTC1/SC29WG11,"	moving	pictures and audio, N	1693 "International org	anizatio	n for stand	lardization,
1	3	Amarasinghe, S. et al., "The SUIF compiler for scalable parallel machines," in <i>Proc. of the 7th SIAM Conf. on Parallel Proc. for Scientific Computing</i> , 1995.						
	4	Bacon, D.F. et al., "Compiler of California, Berkeley, California,			ormance computing," C	ompute	r Science	Division, University
	5	Brodersen, R.W., "The Netw pp.32-36, Feb. 1997.	ork Con	nputer and its Future,	Proc. IEEE Int. Solid-S	State Cir	c. Conf., S	an Francisco CA,
	6	Catthoor, F. "Energy-delay e methodology solutions," Pro-	fficient o	data storage and trans s of DATE'98, Feb.23	sfer architectures: circu -25 1998.	it techno	ology versu	ıs design
	7	Chandrakasan, A. et al., "Da Symp. on Low Power Design	n, Monte	erey CA, pp.347-352, .	Aug. 1996			
	8	Chatterjee, P. (President Personal Productivity Products, Texas Instruments), "Gigachips: deliver affordable digital multi-media for work and play via broadband network and set-top box," Plenary paper in <i>Proc. IEEE Int. Solid-State Circ. Conf.</i> , San Francisco CA, pp.26-30, Feb. 1995.						
	9	Danckaert, K. et al., "System level memory optimization for hardware-software co-design," Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, Braunschweig. Germany, pp.55-59, March 1997.						
	10	De Greef, E. et al., "Memory organization for video algorithms on programmable signal processors," <i>Proc. IEEE Int. Conf. on Computer Design, Austin TX, pp.552-557, Oct. 1995.</i>						
	11	Evans, R.J. et al., "Energy consumption modeling and optimization for SRAMs," IEEE journal of solid state circuits, vol 30, no 5, May 1995.						
	12	Gannon, D., "Strategies for cache and local memory management by global program transformation," Journal of parallel and distributed computing 5, Academic press, pp.587-616, 1988.						
	13	Itoh, K. et al., "Trends in low-power RAM circuit technologies," special issue on "Low power design" of the <i>Proceedings</i> of the IEEE, Vol. 83, No. 4, pp.524-543, April 1995.						
	14	Kolson, D. et al., "Minimization of memory traffic in high-level synthesis," Proc. 31st ACM/IEEE Design Automation Conf., San Diego CA, pp.149-154, June 1994.						
	15	Lippens, P. et al., Allocation of multiport memories for hierarchical data streams," Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara CA, Nov. 1993.						
		Meng, T.H. et al., "Portable video-on-demand in wireless communication," special Issue on "Low power electronics" of the Proceedings of the IEEE, Vol.83, No.4, pp.659-680, April 1995.						
V		Moolenaar, D. et al., "System approach," Proc. IEEE Wsh.	on Sign	nal Processing System	ns (SIPS), Leicester, U	K, Nov.	<u> 1997. </u>	
Pa	18	18 Nachtergaele, L. et al., "Low power data transfer and storage exploration for H.263 video decoder system," accepted for special issue on Very low-bit rate video coding (eds. Argy Krikelis et al.) of IEEE Journal on Selected Areas in Communications, Vol.16, No.2, Feb. 1998.						

<u> </u>)			_	<u>/</u>
EXAMINER .		0	DATE CONSIDERED	9/	20/	04
*EXAMINER: INITIAL IN CONFORMANCE A	IF CITATION A	CONSIDERED, WHETHER OR NOT CITATIONSIDERED, INCLUDE COPY OF THIS FORM W	N IS IN CONFORMANCE WITH N WITH NEXT COMMUNICATION T	RPEP 609; O APPLICA	DRAW	V LINE THROUGH CITATION IF NOT

SIPE		SHEET 2 OF
FORM 100-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. IMEC92.001DV1	APPLICATION NO. 10/768,159
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APPLICANT Brockmeyer, et al.	
· (USE SEVERAL SHEETS IF NECESSARY)	FILING DATE January 27, 2004	GROUP Unknown

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)							
W	79	Nachtergaele, L. et al., "Optimisation of memory organisation and hierarchy for decreased size and power in video at image processing systems," <i>Proc. Intnl. Workshop on Memory Technology, Design and Testing</i> , San Jose CA, pp.82 87, Aug. 1995.						
	20	Nachtergaele, L. et al., "System-level power optimization of video codecs on embedded cores: a systematic approach," accepted for special issue on Future directions in the design and implementation of DSP systems (eds. Wayne Burleson et al.) of Journal of VLSI Signal Processing, No., Kluwer, Boston, pp., Feb. 1998.						
	21	Rabaey, J., "System-level power estimation and optimization - challenges and perspectives," <i>Proc. IEEE Intnl. Symp. on Low Power Design</i> , Monterey CA, pp.158-160, Aug. 1997.						
	22	Seki, T. et al., "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier," IEEE J. of Solid-state Circuits, Vol.SC-28, No.4, pp.478-488, Apr. 1993.						
	23	Slavenburt, G. et al., "TriMedia, TM1000 Preliminary Data Book," Philips electronics North America Corporation, TriMedia product group, 811 E. Arques Avenue, Sunnyvale CA, 1997.						
	24	4 Slock, P. et al., "Fast and extensive system-level memory exploration for ATM applications," Proc. 10th ACM/IEEE Intnl. Symp. on System-Level Synthesis, Antwerp, Belgium, pp.74-81, Sep. 1997.						
\.	25	Tiwari, V. et al., "Power analysis of embedded software: a first step towards software power minimization," <i>Proc. IEEE Int. Conf. Comp. Aided Design</i> , Santa Clara CA, pp.384-390, Nov. 1994, Also in <i>IEEE Trans. on VLSI Systems</i> , Vol.2, No.4, pp.437-445, Dec. 1994.						
	26	van Swaaij, M. et al., "Modelling data and control flow for high-level memory management," Proc. 3rd ACM/IEEE Europ, Design Automation Conf., Brussels, Belgium, pp.8-13, March 1992.						
V	27	Verbauwhede, I. et al., "Background memory management for the synthesis of algebraic algorithms on multi-processor DSP chips," <i>Proc. VLSI'89, Int. Conf. on VLSI</i> , Munich, Germany, pp.209-218, Aug. 1989.						
D	28	Wolf, M. et al., "A loop transformation theory and an algorithm to maximize parallelism," IEEE Trans. on Parallel and Distributed Systems, Vol.2, No.4, pp.452-471, Oct. 1991.						

S:\DOCS\EMN\EMN-5149.DOC:sad 090304

EXAMINER DATE CONSIDERED 9/20/01

*EXAMINER: INITIAL IF OTTATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.